HOT WEEK - Seguimos! Hasta 30% en importados + Envio gratis en compras mayores a $50.000  Ver más

menú

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada Computer Architecture Techniques for Power-Efficiency (en Inglés)
Formato
Libro Físico
Editorial
Idioma
Inglés
N° páginas
207
Encuadernación
Tapa Blanda
Dimensiones
23.5 x 19.1 x 1.2 cm
Peso
0.39 kg.
ISBN13
9783031005930

Computer Architecture Techniques for Power-Efficiency (en Inglés)

Stefanos Kaxiras (Autor) · Margaret Martonosi (Autor) · Springer · Tapa Blanda

Computer Architecture Techniques for Power-Efficiency (en Inglés) - Kaxiras, Stefanos ; Martonosi, Margaret

Libro Físico

$ 69.937

$ 99.910

Ahorras: $ 29.973

30% descuento
  • Estado: Nuevo
Origen: Estados Unidos (Costos de importación incluídos en el precio)
Se enviará desde nuestra bodega entre el Lunes 24 de Junio y el Miércoles 03 de Julio.
Lo recibirás en cualquier lugar de Argentina entre 1 y 3 días hábiles luego del envío.

Reseña del libro "Computer Architecture Techniques for Power-Efficiency (en Inglés)"

In the last few years, power dissipation has become an important design constraint, on par with performance, in the design of new computer systems. Whereas in the past, the primary job of the computer architect was to translate improvements in operating frequency and transistor count into performance, now power efficiency must be taken into account at every step of the design process. While for some time, architects have been successful in delivering 40% to 50% annual improvement in processor performance, costs that were previously brushed aside eventually caught up. The most critical of these costs is the inexorable increase in power dissipation and power density in processors. Power dissipation issues have catalyzed new topic areas in computer architecture, resulting in a substantial body of work on more power-efficient architectures. Power dissipation coupled with diminishing performance gains, was also the main cause for the switch from single-core to multi-core architectures and a slowdown in frequency increase. This book aims to document some of the most important architectural techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in processors and memory hierarchies. A significant number of techniques have been proposed for a wide range of situations and this book synthesizes those techniques by focusing on their common characteristics. Table of Contents: Introduction / Modeling, Simulation, and Measurement / Using Voltage and Frequency Adjustments to Manage Dynamic Power / Optimizing Capacitance and Switching Activity to Reduce Dynamic Power / Managing Static (Leakage) Power / Conclusions

Opiniones del libro

Ver más opiniones de clientes
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Blanda.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes